Transistor Sizing for Minimizing Power Consumption of CMOS