A High Performance Decimal Matrix Code Architecture for Improved Reliable Memory I J